Circuit design of 2-input reconfigurable dynamic logic based on stacked type Fe-FET with the whole set of 16 functions has been newly described. This structure can be realized with low cost process technology of 3D NAND flash memory. By replacing +V for substrate to D-type Fe-FET and 0 for substrate to E-type Fe-FET logic generation part of newly proposed scheme can be realized with only 2 silicon pillars. This number of silicon pillars is only 1/3 compared with that of previously proposed conventional 16 function 12T DRDLC with two states (+V, 0) of control gate voltages scheme. By using process technology of 3D NAND flash memory low cost high density reconfigurable LSI will be realized with newly proposed scheme.
Introduction
Recently, the scaling of the conventional planar transistor becomes increasingly difficult because of its large short channel effect [1] . In order to overcome this problem various kinds of 3D transistors has been proposed. FinFET [2] [3] which use the 3 planes as the channel for reducing the short channel effect has been developed. The application of FinFET which uses the same input for both sidewall channel to high end MPU begins. This is because the fabrication technology of FinFET is almost the same as that of the presently available conventional planar transistor except for the trench isolation for transistor formation. On the other hand for reducing the number of transistors for logic circuit Independent-gate controlled Double Gate transistor, DG transistor, has been proposed [4] . Independent-gate controlled Double Gate transistor uses the sidewall as the channel with using two independent input signal. Therefore, two conventional planar transistors connected in series or parallel can be reduced to one Independent-gate controlled Double Gate transistor by controlling device parameters such as the impurity concentration of body or gate oxide thickness [5] . Various kinds of logic circuit is designed using this structure [6] [7] . Independent-gate controlled Double Gate transistor is promising candidate for the next generation of FinFET. Furthermore, by using first gate for input signal and second gate for control signal Independent-gate controlled Double Gate transistor (DG MOS FET) can be used for the dynamic reconfigurable logic. First report for this application was 2-input dynamically reconfigurable dynamic logic circuit (DRDLC) with 5 transistors using three states (+V, 0, -V) of the control gate voltages [8] . Using this circuit 4 logic functions can be realized. However, this value of 4 is too small compared to 2 4 =16 which is required for two Boolean input circuit. In order to overcome this problem DRDLC which generate the whole set of 16 functions has been proposed [9] . In ref [9] 16 functions has been successfully realized by using 12 DCMOS FETs. The logic generation part except precharge, evaluation transistors and inverters of this circuit can be realized only 6 DGMOS FETs. This small number of 6 leads to small pattern area and the fabrication cost which is proportion to pattern area. 6 transistors are consists with 6 silicon pillar, because 1 layered structure is assumed. However, further smaller pattern area for this circuit part is required for realizing further low cost high density logic LSI. In this paper 16 functions 2-input reconfigurable dynamic logic based on stacked type Fe-FET has been newly proposed for satisfying this requirement. This paper is organized as follows. In section 2 previously proposed conventional 16 functions 2-input reconfigurable dynamic logic based on DG MOS FET has been described. In section 3, a novel 16 functions 2-input reconfigurable dynamic logic based on stacked type Fe-FET has been described. In section 4, number of transisitors, silicon pillars and pattern area of logic generation part of this circuit are compared between proposed and conventional scheme. Finally, a conclusion of this work is provided in Section 5.
This circuit consists with 12 transistors using two states (+V, 0), six configuration inputs (C1-C6), and two clock inputs (CLK, /CLK). Table 1 shows the configuration inputs and the corresponding inputs and corresponding logic function of Y . For realizing two states of the control gate voltages, (+V, 0) scheme has been employed (Fig.2) . The configuration input control DG-MOSFET as on-state for +V, N-type configuration for 0 as shown in Fig.2 . By using this scheme 16 functions can be successfully realized with only 12 transistors. 6 transistors included in dashed line in Fig.1 is key logic generation part. This small number of 6 leads to small pattern area. This small number of 6 leads to small pattern area and the fabrication cost which is proportion to pattern area. However, further smaller pattern area for this circuit part is required for realizing further low cost high density logic LSI.
Logic generation part

Newly proposed 16 functions 2-input reconfigurable dynamic logic based on stacked type Fe-FET
For further reduction of pattern area for previously proposed conventional scheme stacked type Fe-FET scheme with 3D NAND flash memory technology [10] - [15] has been newly proposed. For realizing newly proposed scheme which is the same operation as previously proposed conventional scheme Fe-FET device symbol as shown in Fig.3 is adopted. This scheme is the same structure as previously proposed conventional scheme which is shown in Fig.2 The newly proposed logic correspond to Fig.1 except inverters is shown in Fig.4 . Logic generation part with 6 transistors of Fig.1 is realized with 8 Fe-FET. 2 more D-type Fe-FET should be employed for realizing for pass transistor operation compared with Fig.1 . This is because for stacked scheme all input signal must be inputted to Fe-FET which is connected in series. By using newly proposed scheme shown in Fig.4 
Estimation of number of transistors, silicon pillars and pattern area
The number of transistors for logic generation part for newly proposed scheme of 8 is larger than that 6 of previously proposed conventional scheme. However, pattern area of newly proposed scheme can be smaller than that with conventional scheme. This is because the pattern area of newly proposed scheme with stacked structure is not in proportion to number of transistor but number of silicon pillar. Therefore, 8 Fe-FET for stacked structure can be realized with only 2 silicon pillars. For 1 layered case for conventional scheme the number of transistor of 6 is equal to the number of silicon pillars of 6. As a result, the pattern area of newly proposed scheme can be reduced to 2/6=1/3 compared with that for conventional case as shown in table 3. In table 3 not only newly proposed stacked structure but also another stacked structure (Fig.6 ) are also shown. Fig.6 scheme is useful for realizing LUT for logic LSI and FPGA. Among 4 memory datum only one data can be selected through multiplexer circuit with is located on the memory devices. With another stacked structure 16 functions can be realized as the same as newly proposed scheme [16] [17] . The number of silicon pillar of 4 with another stacked structure can be successfully reduced to 1/2 of 2 with newly proposed stacked structure. From these estimation newly proposed scheme is promising candidate for realizing future low cost high density reconfigurable LSIs. Further research about fabrication cost [18] will be proposed near future. 
Conclusion
Circuit design of 2-input reconfigurable dynamic logic based on stacked type Fe-FET with the whole set of 16 functions has been newly described. This structure can be realized with low cost process technology of 3D NAND flash memory. By replacing +V for substrate to D-type Fe-FET and 0 for substrate to E-type Fe-FET logic generation part of newly proposed scheme can be realized with only 2 silicon pillars. This number of silicon pillars is only 1/3 compared with that of previously proposed conventional 16 function 12T DRDLC with two states (+V, 0) of control gate voltages scheme. By using process technology of 3D NAND flash memory low cost high density reconfigurable LSI will be realized with newly proposed scheme.
